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Abstract
In this paper we introduce ShiftCNN, a generalized low-precision architecture for
inference of multiplierless convolutional neural networks (CNNs). ShiftCNN is
based on a power-of-two weight representation and, as a result, performs only
shift and addition operations. Furthermore, ShiftCNN substantially reduces com-
putational cost of convolutional layers by precomputing convolution terms. Such
an optimization can be applied to any CNN architecture with a relatively small
codebook of weights and allows to decrease the number of product operations by at
least two orders of magnitude. The proposed architecture targets custom inference
accelerators and can be realized on FPGAs or ASICs. Extensive evaluation on
ImageNet shows that the state-of-the-art CNNs can be converted without retraining
into ShiftCNN with less than 1% drop in accuracy when the proposed quantization
algorithm is employed. RTL simulations, targeting modern FPGAs, show that
power consumption of convolutional layers is reduced by a factor of 4 compared to
conventional 8-bit fixed-point architectures.
1 Introduction
Current achievements of deep learning algorithms made them an attractive choice in many research
areas including computer vision applications such as image classification (He et al., 2015), object
detection (Redmon et al., 2016), semantic segmentation (Shelhamer et al., 2016) and many others.
Until recently real-time inference of deep neural networks (DNNs) and, more specifically, convolu-
tional neural networks (CNNs) was only possible on power-hungry graphics processing units (GPUs).
Today numerous research and implementation efforts (Sze et al., 2017) are conducted in the area of
computationally inexpensive and power-efficient CNN architectures and their implementation for
embedded systems as well as data center deployments.
We propose a generalized low-precision CNN architecture called ShiftCNN. ShiftCNN substantially
decreases computational cost of convolutional layers which are the most computationally demanding
component during inference phase. The proposed architecture combines several unique features. First,
it employs a hardware-efficient power-of-two weight representation which requires performing only
shift and addition operations. State-of-the-art CNNs can be converted into ShiftCNN-type of model
without network retraining with only a small drop in accuracy. Second, a method to precompute
convolution terms decreases the number of computations by at least two orders of magnitude for
commonly used CNNs. Third, we present ShiftCNN design which achieves a factor of 4 reduction
in power consumption when implemented on a FPGA compared to conventional 8-bit fixed-point
architectures. In addition, this architecture can be extended to support sparse and compressed models
according to conventional (LeCun et al., 1990) or more recent approaches (Han et al., 2016).
The rest of the paper is organized as follows. Section 2 reviews related work. Section 3 gives theoreti-
cal background. Section 4 proposes a generalized low-precision quantization algorithm. Section 5
introduces a method to decrease computational cost of convolutional layers and its corresponding
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architecture. Section 6 presents experimental results on ImageNet, quantization and complexity
analysis including power consumption projections for FPGA implementation. The last section draws
conclusions.
2 Related Work
2.1 Low-Precision Data Representation
Conventional CNN implementations on GPUs use a power-inefficient floating-point format. For
example, (Horowitz, 2014) estimated that 32-bit floating-point multiplier consumes 19× more power
than 8-bit integer multiplier. Several approaches for a more computationally-efficient data represen-
tation within CNNs have been proposed recently. One direction is to convert (quantize) a baseline
floating-point model into a low-precision representation using quantization algorithms. Such quantiza-
tion algorithms can be classified into the following categories: fixed-point quantization (Courbariaux
et al., 2015), binary quantization (Hubara et al., 2016; Rastegari et al., 2016), ternary quantization (Li
and Liu, 2016) and power-of-two quantization (Miyashita et al., 2016; Zhou et al., 2017). Moreover,
these quantization algorithms can be selectively applied to various parts of the network e.g. weights,
inputs and feature maps.
According to the latest published experimental results (Zhou et al., 2017), out of the referenced
quantization algorithms only models converted to fixed-point and power-of-two representations
achieve baseline accuracy without significant accuracy drop. In addition, binary and ternary-quantized
models require a subset of convolutional layers, e.g. first and last layers, to be in the other, usually
fixed-point, format. In this paper, we select power-of-two weight representation for building truly
multiplierless CNNs and, unlike (Miyashita et al., 2016; Zhou et al., 2017), employ a more general
quantization algorithm which allows to achieve minimal accuracy drop without time-consuming
retraining. In our architecture, inputs and feature maps are in the dynamic fixed-point format.
2.2 Convolution Computation Algorithms
There is a significant body of work on various convolution computation algorithms e.g. frequency-
domain convolution or Winograd minimal filtering convolution summarized in (Lavin, 2015). Unfortu-
nately, they cannot be universally applied for all CNN architectures. For example, frequency-domain
methods are not suitable for modern CNNs with small convolution filter sizes and Winograd algorithm
achieves moderate speed-ups (6-7×) only with batch sizes more than one which increases processing
latency. Other algorithms suited for GPUs with optimized vector operations using BLAS libraries are
not compatible with custom ASIC or FPGA accelerators.
Another interesting approach was proposed by (Bagherinezhad et al., 2016) where convolutions are
optimized by lookups into a shared trained dictionary assuming that weights can be represented by a
trained linear combinations of that dictionary. While this approach achieves substantial speed-ups
during inference, it significantly degrades accuracy of networks due to inherent weight approximation
assumptions. Instead, our approach employs powerful distribution-induced representation to form a
naturally small codebook (dictionary) .
3 Note on Quantization Optimality
Consider a general feedforward non-linear neural network that maps an input x to an output y
according to
y = f(x ;θ), (1)
where θ is the vector of all trainable parameters and f is the function defined by the network structure.
Typically, the parameters θ are found using maximum log-likelihood criteria with regularization by
solving optimization problem defined by
arg max
θ
log p(y |x ;θ)− αR(θ), (2)
where R(θ) is a regularization term that penalizes parameters and α ≥ 0 is a hyperparameter that
defines a tradeoff between estimator bias and variance. Usually, only a subset of θ i.e. the weights
w of the model are penalized. Hence, the most widely used L2 and L1 regularization types define
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regularization term as R(θ) = ‖w‖22 and R(θ) = ‖w‖1, respectively. It is well-known (Goodfellow
et al., 2016) that regularization places a prior on weights which induces normal distribution for L2
regularization and Laplace distribution for L1 regularization.
Based on the known probability density function (PDF) fW (w), we can estimate quantization
distortion by
D =
J∑
j=1
∫ wj
wj−1
|w − w˜j |2fW (w)dw, (3)
where J is the size of quantizer codebook. Then, the optimal quantizer in the mean squared error
(MSE) sense minimizes (3). By taking into account (2), the distortion measure D is minimized when
a non-uniform quantizer is used presuming selected regularization method. Interestingly, a similar
reasoning can be applied to network feature maps. Although, we derived the optimal quantizer in the
MSE sense, some network parameters may have more effect on the optimization objective function (2)
than others. For example, Choi et al. (2017) proposed to use a Hessian-weighted distortion measure
in order to minimize the loss due to quantization assuming a second-order Taylor series expansion.
Hence, an additional objective function-dependent term can be added to (3) as well.
4 ShiftCNN Quantization
The input of each convolutional layer in commonly used CNNs can be represented by an input tensor
X ∈ RC×H×W , where C, H and W are the number of input channels, the height and the width,
respectively. The input X is convolved with a weight tensor W ∈ RC˜×C×Hf×Wf , where C˜ is the
number of output channels, Hf and Wf are the height and the width of filter kernel, respectively.
A bias vector b ∈ RC˜ is added to the result of convolution operation. Then, the c˜th channel of an
output tensor Y ∈ RC˜×H˜×W˜ before applying non-linear function can be computed by
Yc˜ = Wc˜ ∗ X+ b c˜, (4)
where ∗ denotes convolution operation.
Based on conclusions in Section 3, we approximate W by a low-precision weight tensor Wˆ using
hardware-efficient non-uniform quantization method. Each entry wˆi (i ∈ {c˜, c, hf , wf}) of Wˆ is
defined by
wˆi =
N∑
n=1
Cn[idxi(n)], (5)
where for ShiftCNN codebook set Cn = {0,±2−n+1,±2−n,±2−n−1, . . . ,±2−n−bM/2c+2} and a
codebook entry can be indexed by B-bit value with total M = 2B − 1 combinations. Then, each
weight entry can be indexed by (NB)-bit value. For example, consider a case withN = 2 andB = 4.
Then, the weight tensor is indexed by 8-bit value with codebooks C1 = {0,±20,±2−1, . . . ,±2−6}
and C2 = {0,±2−1,±2−2, . . . ,±2−7}. Note that for N = 1, (5) can be simplified to binary-
quantized (B = 1, 0 /∈ C1) model or ternary-quantized (B = 2) model. Moreover, fixed-point integers
can be represented by (5) as well when N  1. Similar to (Zhou et al., 2017), we normalizeW by
max (abs(W)), where abs(·) is a element-wise operation, before applying (5). Then, N × 1 weight
index vector can be calculated by Algorithm 1. Unlike the quantization algorithms in (Miyashita
et al., 2016; Zhou et al., 2017) for N = 1, the proposed algorithm is more general and suitable for
cases N > 1.
Effectively, the non-uniform quantizer in Algorithm 1 maps the weight tensor W ∈
RC˜×C×Hf×Wf → Wˆ ∈ CC˜×C×Hf×WfN , where CN is a set formed by sum of Cn sets. Figure 1 illus-
trates possible CN sets i.e. weight fields. Interestingly, binary-quantized filters contribute the same
unit magnitude to the output feature map with either positive or negative sign, while ternary-quantized
weights allow to mute that contribution in some dimensions of weight vector space. In other words,
output feature map heavily depend on input magnitudes. At the same time, ShiftCNN is more flexible
and allows to trade off computational complexity and cardinality of weight field CN while reusing
the same arithmetic pipeline.
In this work, we mostly concentrate on a weight approximation task for hardware-efficient CN ,
while (Hubara et al., 2016; Rastegari et al., 2016; Li and Liu, 2016; Zhou et al., 2017) empirically
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Algorithm 1 Quantization to ShiftCNN weight representation
1: Initialize: w˜i = 0, r = wi/max (abs(W)), where i ∈ {c˜, c, hf , wf}
2: for n = 1 . . . N do
3: qsgn = sgn(r)
4: qlog = log2|r|
5: qidx = bqlogc
6: blog = qidx + log2 1.5
7: if qlog > blog then
8: qidx++
9: q = qsgn2qidx
10: idxi(n) = qsgn(−n− qidx + 2)
11: if |idxi(n)| > bM/2c then
12: q = 0
13: idxi(n) = 0
14: r -= q
15: w˜i += q
(a) (b) (c) (d)
1
-1
-1 1-1
-1
1
1
11
-1-1
11 -1-1
Figure 1: Weight vector in 2D space for models: (a) binary-quantized (N = 1, B = 1, 0 /∈ C1), (b)
ternary-quantized (N = 1, B = 2), (c) (N = 1, B = 3) and (d) (N = 2, B = 3).
employ a small subset of CN and, in order to restore desired accuracy, rely on a constrained retraining
process i.e. introduce additional regularization. Though the topic of a high-dimensional classifier
over reduced field needs further research, we can derive simple dimension relationships between CN
subfields using field extensions. For example, vector w ∈ CVN dimension can be rewritten over a
ternary field T = {0,±1} as
dimCN (w) = dimCN (T )︸ ︷︷ ︸
bM/2c+N − 1
dimT (w)︸ ︷︷ ︸
V
. (6)
5 ShiftCNN Architecture
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Figure 2: (a) High-level structure. (b) Shift Arithmetic Unit (ShiftALU).
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We propose to precompute all possible P = (M + 2(N − 1)) combinations of product terms for each
element in the input tensor X when (4) is applied and, then, accumulate results in the output tensor
Y according to the weight tensor Wˆ indices. Assuming for simplicity H˜ = H , W˜ = W for filter
kernels with stride 1, conventional convolutional layer performs (C˜HfWfCHW ) multiplications.
In the proposed approach, a convolutional layer computes only (PCHW ) product operations, which
for ShiftCNN are power-of-two shifts. For the state-of-the-art CNNs P  (C˜HfWf ) and, therefore,
the computational cost reduction in terms of the number of product operations is quantified by a
(C˜HfWf/P ) ratio. Note that the number of addition operations is N -times higher for the proposed
approach. In addition, a new memory buffer for precomputed tensor P ∈ RP×C×H×W is implicitly
introduced. Details on further microarchitecture-level optimizations including the size of the P are
given below.
Precomputed Tensor
M
U
X
0
Output Tensor
Control
Logic
Weight Tensor Bias
MUX
Precomputed Tensor
M
U
X
0
.  .  .
Figure 3: Array of adders.
Figure 2(a) illustrates a high-level structure of the proposed ShiftCNN inference architecture. It
computes (4) according to assumptions in (5) by precomputing tensor P on a special shift arithmetic
unit (ShiftALU). The ShiftALU block showed in Figure 2(b) consists of a shifter and a sign flipping
logic. The shifter shifts input values to the right and writes each shift-by-one result as well as
pass-through input value to the memory buffer to keep precomputed P tensor. In addition, each of
bP/2c precomputed terms is passed through the sign flipping logic and, then, written into P memory
buffer. Mathematically, ShiftALU computations are equivalent to replacing the weight tensorW in
(4) convolution with the codebook CN in order to generate precomputed convolution terms.
Algorithm 2 Scheduling and control logic
1: for h = 1 . . . H and w = 1 . . .W do
2: read C × 1 input vector x = Xh,w
3: precompute (P − 1)× C matrix P = Ph,w and write into the memory buffer
4: for c˜ = 1 . . . C˜ do
5: write bias b c˜ to the output tensor Yc˜,h,w
6: for n = 1 . . . N do
7: for hf = 1 . . . Hf and wf = 1 . . .Wf do
8: select value from {0,P} using idxi(n), where i ∈ {c˜, c, hf , wf}
9: add value to the output tensor Yc˜,h,w
Then, precomputed convolution terms are fetched from the memory buffer according to the weight
tensor indices using a multiplexer as showed in Figure 3 and processed on an array of adders. The
multiplexer selects either one of (P − 1) memory outputs or zero value using B-bit index. Next, the
multiplexer outputs are accumulated and bias term added according to scheduling and control logic.
Lastly, the result is stored in the output tensor. One of possible scheduling and control logic schemes
for ShiftCNN is presented in Algorithm 2 pseudo-code. It extracts computational parallelism along
C-dimension of the input tensor. We define a parallelization level C¯ as the number of concurrently
computed convolution terms. For the sake of simplicity, we consider a case with stride 1 filter kernel
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and, therefore, H˜ = H , W˜ = W and choose the parallelization level C¯ = C. Therefore, we are
able to decrease size of the precomputed memory to ((P − 1)C) entries. In order to provide enough
bandwidth for the selected parallelization level, the memory buffer can be organized as an array of
(P − 1) length-C shift registers which are written along C dimension and read (multiplexed) along
P -dimension. Then, the array of adders for the parallelized case is naturally transformed into an
adder tree.
We can consider several corner cases for ShiftCNN architecture. For a case N = 1 and B = 1, the
proposed shift arithmetic unit can be simplified into architecture for processing binary-quantized
models with a single sign flipping block only. For a case N = 1 and B = 2, ShiftALU is the
same as in the previous case, but multiplexer is extended by zero selection logic for processing
ternary-quantized models. For a case N  1, ShiftCNN can be converted into architecture for
processing fixed-point models.
6 Evaluation
6.1 ImageNet Results
To evaluate the accuracy of ShiftCNN and its baseline full-precision counterparts, we selected the
most popular up-to-date CNN models for image classification. Caffe (Jia et al., 2014) was used to run
networks and calculate top-1 and top-5 accuracies. GoogleNet and ResNet-50 pretrained models were
downloaded from the Caffe model zoo1. SqueezeNet v1.12 and ResNet-183 were downloaded from
the publicly available sources. All the referenced models were trained on ImageNet (Russakovsky
et al., 2015) (ILSVRC2012) dataset by their authors. A script to convert baseline floating-point model
into ShiftCNN without retraining is publicly available4. The script emulates power-of-two weight
representation by decreasing precision of floating-point weights according to Algorithm 1. We run
50,000 images from ImageNet validation dataset on the selected network models and report accuracy
results in Table 1. ResNet results in parentheses include quantized batch normalization and scaling
layers with another weight distribution as explained below.
Table 1: ImageNet accuracy of baseline models and corresponding ShiftCNN variants.
Network Shifts
N
Bit-
width B
Top-1
Accuracy, %
Top-5
Accuracy, %
Decrease
in Top-1
Accuracy, %
Decrease
in Top-5
Accuracy, %
SqueezeNet base 32 58.4 81.02
SqueezeNet 1 4 23.01 45.93 35.39 35.09
SqueezeNet 2 4 57.39 80.31 1.01 0.71
SqueezeNet 3 4 58.39 81.01 0.01 0.01
GoogleNet base 32 68.93 89.15
GoogleNet 1 4 57.67 81.79 11.26 7.36
GoogleNet 2 4 68.54 88.86 0.39 0.29
GoogleNet 3 4 68.88 89.06 0.05 0.09
ResNet-18 base 32 64.78 86.13
ResNet-18 1 4 24.61 47.02 40.17 39.11
ResNet-18 2 4 64.24(61.57) 85.79(84.08) 0.54(3.21) 0.34(2.05)
ResNet-18 3 4 64.75(64.69) 86.01(85.97) 0.03(0.09) 0.12(0.16)
ResNet-50 base 32 72.87 91.12
ResNet-50 1 4 54.38 78.57 18.49 12.55
ResNet-50 2 4 72.20(70.38) 90.71(89.48) 0.67(2.49) 0.41(1.64)
ResNet-50 3 4 72.58(72.56) 90.97(90.96) 0.29(0.31) 0.15(0.16)
1https://github.com/BVLC/caffe/wiki/Model-Zoo
2https://github.com/DeepScale/SqueezeNet
3https://github.com/HolmesShuan/ResNet-18-Caffemodel-on-ImageNet
4https://github.com/gudovskiy/ShiftCNN
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The converted models in Table 1 have a performance drop of less than 0.29% for convolutional layers
when B = 4 and N > 2. The models with B = 4 and N = 2 have a performance drop within 1%
which is a good practical trade-off between accuracy and computational complexity. We didn’t notice
any significant accuracy improvements for bit-widths B > 4 when N > 1. While in Table 1 the
cases with N = 1 do not perform well without retraining, Zhou et al. (2017) reported that the cases
with N = 1 and B = 5 perform as good as the baseline models with their retraining algorithm.
6.2 Weight Quantization Analysis
Surprisingly good results for such low-precision logarithmic-domain representation even without
retraining can be explained by looking at the distribution of the network weights. Figure 4(a) illustrates
weight (normalized to unit magnitude) PDF of a typical convolutional layer (res2a_branch1 layer
in ResNet-50) as well as a scaling layer scale2a_branch1 in ResNet-50. The typical convolutional
layer weights are distributed according to Section 3 which is well approximated by the non-uniform
quantization Algorithm 1. At the same time, batch normalization and scaling layers in ResNet
networks have an asymmetric and a broader distributions which cannot be approximated well enough
unless N > 2.
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Figure 4: PDFs: (a) ResNet-50 weights, (b) GoogleNet top-1 class and (c) GoogleNet top-1 class
error.
Due to difficulty of analytical analysis of chained non-linear layers, we empirically evaluate quantiza-
tion effects at the GoogleNet softmax layer output with ImageNet validation dataset input. Figure 4(b)
shows top-1 class PDF for baseline floating-point, 8-bit fixed-point (N = 8, B = 3) and other
ShiftCNN configurations. According to that PDF, all distributions are very close except the lowest
precision N = 1, B = 4 case. In order to facilitate quantization effects, we plot PDF of the proba-
bility error for top-1 class as a difference between floating-point probability and its lower precision
counterparts in Figure 4(c). Then, we can conclude that N = 3, B = 4 classifier bears slightly
lower variance than 8-bit fixed-point model and N = 2, B = 4 classifier obtains slightly higher
variance with nearly zero bias in both cases. At the same time, the lowest precision model experiences
significant divergence from the baseline without retraining process.
6.3 Complexity Analysis
Section 5 concludes that the number of product operations in each convolutional layer can be
decreased by a factor of (C˜HfWf/P ) with all multiplications replaced by power-of-two shifts.
Furthermore, the pipelined ShiftALU is able to compute (P − 1) outputs in a single cycle by using
(bP/2c − 1) shift-by-one and bP/2c sign flipping operations. Hence, ShiftALU further reduces the
number of cycles needed to process precomputed tensor by a factor of P . Finally, the speed-up in
terms of the number of cycles for multiplication operations for the conventional approach and the
number of ShiftALU cycles for the proposed approach is equal to (C˜HfWf ).
Table 2 presents a high-level comparison of how many multiplication cycles (operations) needed for
the conventional convolutional layers and how many ShiftALU cycles needed for the three analyzed
network models. It can be seen that the SqueezeNet has a 260× speed-up due to the fact that it
employs filter kernel with the dimensions Hf ,Wf ≤ 3. At the same time, GoogleNet and ResNet-18
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widely use filter kernels with the dimensions equal to 5 and 7. Therefore, the achieved speed-ups are
687× and 1090×, respectively.
Table 2: High-level complexity comparison for popular CNNs
Network Conventional Mult.Million Cycles
ShiftALU
Million Cycles Speed-Up
SqueezeNet 410 1.58 260×
GoogleNet 1750 2.55 687×
ResNet-18 1970 1.81 1090×
6.4 FPGA Implementation and Power Estimates
We implemented a computational pipeline of ShiftCNN convolutional layer in RTL starting from the
ShiftALU input showed in Figure 2(b) to the adder tree output showed in Figure 3. Memories for the
input, output, weight and bias tensors are intentionally excluded from the design. For comparison, a
conventional 8-bit fixed-point (multiplier-based) arithmetic unit was implemented in RTL with the
same architectural assumptions. Then, RTL code was compiled for an automotive-grade Xilinx Zynq
XA7Z030 device running at 200 MHz clock rate. The input tensor bit-width is 8-bit which is enough
for almost lossless feature map representation in dynamic fixed-point format (Gysel et al., 2016). The
resulted outputs (before addition operations) of either ShiftALU or the multiplier-based approach are
16-bits. Bit-width B of the ShiftALU indices are 4-bits, N = 2 and parallelization level C¯ = 128.
Table 3 presents FPGA utilization and power consumption estimates of the implemented computa-
tional pipeline in terms of number of lookup tables (LUTs), flip-flops (FFs), digital signal processing
blocks (DSPs) and dynamic power measured by Xilinx Vivado tool. Note that the multiplier-based
approach is implemented both using DSP blocks and using LUTs only. According to these estimates,
ShiftCNN utilizes 2.5× less FPGA resources and consumes 4× less dynamic power. The latter can
be explained by low update rate of the precomputed tensor memory. Moreover, our power evaluation
shows that 75% of ShiftCNN dynamic power is dissipated by the adder tree and, hence, the power
consumption of product computation is decreased by a factor of 12. In other words, the power
consumption of convolutional layer is dominated by addition operations.
Table 3: FPGA utilization and power consumption estimates
ALU LUTs FFs DSPs Power, mW Relative Power
Adders only 1644 1820 0 76 75%
ShiftCNN 4016 2219 0 102 100%
Mult. DSP 0 2048 191 423 415%
Mult. LUT 10064 4924 0 391 383%
7 Conclusions
We introduced ShiftCNN, a novel low-precision CNN architecture. Flexible hardware-efficient
weight representation allowed to compute convolutions using shift and addition operations only with
the option to support binary-quantized and ternary-quantized networks. The algorithm to quantize
full-precision floating-point model into ShiftCNN without retraining was presented. In addition, a
naturally small codebook of weights formed by the proposed low-precision representation allowed to
precompute convolution terms and, hence, to reduce the number of computation operations by two
orders of magnitude or more for commonly used CNN models.
ImageNet experiments showed that state-of-the-art CNNs when being converted into ShiftCNN
experience less than 1% drop in accuracy for a reasonable model configuration. Power analysis of the
proposed design resulted in a factor of 4 dynamic power consumption reduction of convolutional
layers when implemented on a FPGA compared to conventional 8-bit fixed-point architectures. We
believe, the proposed architecture is able to surpass existing fixed-point inference accelerators and
make a new types of deep learning applications practically feasible for either embedded systems or
data center deployments.
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